

Read-only UHF Identification Device

Description

The chip is used in passive UHF read-only transponder applications. It is powered up by an RF beam transmitted by the reader, which is received and rectified to generate a supply voltage for the chip. A pre-programmed code is transmitted to the reader by varying the amount of energy that is reflected back to the reader. It implements a robust and fast anti-collision protocol. The chip is frequency independent and can be used for RF coupled applications where reading ranges in excess of 20 m and reading rates of 120 tags per second at 256 kbit/s can be attained.

The chip is backscattering data using load modulation. Therefore the reader should be able to detect ASK and PSK modulated carrier.

Typical Applications

The chip is ideal for applications where long range, high-speed item identification is required:

- Supply chain management
- Tracking and tracing
- Access control
- Asset control
- Licensing
- Auto-tolling
- Animal tagging
- Sports event timing

Features

- Factory programmed 64 bit ID number
- High data rate: Up to 256 kbit/sFrequency independent: Typically used at 315 MHz, 433 MHz, 869 MHz, 902 - 928 MHz, 2.45 GHz
- On-chip oscillator
- On-chip rectifier
- Low voltage operation down to 1.0 V at ambient temperature
- Low power consumption
- Low cost
- -40 to +85 °C operating temperature range

Typical Operating Configuration



Fig. 1 Operating configuration

UHF transponders can be implemented using an EM4222 chip and an open dipole antenna.



Absolute Maximum Ratings

| Parameter | Symbol | Conditions |
|---------------------------------------|--------------------|---------------|
| Maximum DC current | I _M | 10 mA |
| supplied into M | (note1) | |
| Maximum DC voltage | VM | 5 V |
| induced between M and V _{SS} | (note1) | |
| Storage temperature | T _{STORE} | -55 to +125°C |
| Electrostatic discharge | VESD | 2000 V |
| maximum to MIL-STD-883C | 200 | |
| method 3015 | | |

note1: whichever is reached first.

 V_{SS} is not accessible on the pads

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, due to the unique properties of this device, anti-static precautions should be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all the terminal voltages are kept within the supply voltage range.

Operating Conditions

| Parameter | Symbol | Min | Тур | Max | Units |
|-----------------------|----------------|-----|-----|-----|-------|
| Operating temperature | T _A | -40 | | +85 | °C |
| DC voltage on M* | V _M | | | 4.0 | V |

* The DC voltage at pad M is limited by the on-chip shunt regulator

Electrical Characteristics

 V_{SUPPLY} = 2.0 V, T_A = 25 °C, unless otherwise specified.

| Parameter | Symbol | Test conditions | Min | Тур | Max | Units |
|----------------------------|-------------------|--|-----|-----|-----|-------|
| Oscillator frequency | Fosc | | 486 | 512 | 538 | kHz |
| Oscillator frequency | F _{OSC} | Over whole voltage range, from -40°C to +85°C | 368 | 512 | 640 | kHz |
| Power-on reset threshold | V _{PONR} | V _{SUPPLY} rising | 1.3 | 1.4 | 1.5 | V |
| Power-on reset hysteresis | VPHYS | | | 200 | | mV |
| Static current consumption | I _{STAT} | V _M = 1 V | | 1 | 5 | μA |
| Input series impedance | Zin | 869 MHz ; -10 dBm | | Tbd | | Ω |
| Input series impedance | Zin | 915 MHz ; -10 dBm | | Tbd | | Ω |
| Input series impedance | Zin | 2.45 GHz ; -10 dBm | | Tbd | | Ω |

Block Diagram





Functional Description

Shunt regulator

The shunt regulator has two functions. It limits the voltage across the logic and protects the Schottky rectifier diodes.

Oscillator

The on-chip RC oscillator has a center frequency of 512 kHz. It supplies a clock to the logic and defines the data rate.

Power-on reset (PON)

The reset signal keeps the logic in reset when the supply voltage is lower than the threshold voltage. This prevents incorrect operation and spurious transmissions when the supply voltage is too low for the oscillator and logic to work properly. It also ensures that transistor Q2 is off and transistor Q1 is on during power-up to ensure that the chip starts up.

Modulation transistor

The N channel transistor Q2 is used to modulate the transponder antenna. When it is turned on it loads the antenna, thereby changing the load seen by the reader antenna, and effectively changing the RCS of the tag and the amount of energy that is reflected to the reader.

Charge preservation transistor

The P channel transistor Q1 is turned off whenever the modulation transistor Q2 is turned on to prevent Q2 from discharging the power storage capacitor (CS). This is done in a break-before-make manner, i.e. Q1 is first turned off before Q2 is turned on, and Q2 is turned off before Q1 is turned on.

LOGIC block

After the power-on reset has disappeared, the chip boots by reading a seed value into the random number generator. The least significant 16 bits of the ID (the CRC) is used as a seed.

The chip then enters its normal operating mode, which consists of clocking a 16 bit timer counter with the bit rate clock until it compares with the number in the random number generator. At this point a code is transmitted. The random number generator is clocked to generate a new pseudo random number, and the 16 bit counter is reset to start a new delay.

The width of the comparison between the 16 bit random number and the 16 bit delay count determines the maximum possible delay between transmissions (reading rate). Any one of four maximum delay settings can be pre-programmed.

Data encoding method

The transmitted code consists of an 11 bit preamble followed by the 64 code bits. The preamble consists of 8 start bits (ZEROES), followed by a SYNCH. The SYNCH consists of a LOW for two bit periods followed by a ONE. A ONE is represented by a HIGH in the first quarter of the bit period, while a ZERO is represented by a HIGH in the third quarter of the bit period.



ROM programming

The EM4222 contains two laser fuse ROM blocks that are pre-programmed by the foundry. The ROM blocks are split in two parts: the Code ID ROM and the Control ROM.

CODE ID ROM

This ROM contains the 64 bit ID code. The foundry will automatically program an 8 bit IC manufacturer code according to ISO/IEC 7816-6/AM1, a unique 38 bit ID and a 16 bit CRC (Refer to figures 4 and 5). The two most significant bits are reserved for future extensions. The most significant bit of the ID code is programmed into bit 0 of the ROM, which is transmitted first.

CONTROL ROM

The operational modes of the EM4222 are preprogrammed into the CONTROL ROM. Five standard versions are available as described in the chapter **Control ROM Bit definition**.

Fig. 3. Down link data encoding



ID Code Structure

| EXT N | AN | UID | CRC |
|------------------------------|---|---|------------|
| Bit 63,62 Bit | 61-54 | Bit 53-16 | Bit 15 - 0 |
| EXT: MAN: UID: CRC: | Program 8 bit IC r 38 bit un 16 bit CF | med 00 to indicate 64 bit read-only device nanufacturer's code (00010110 for EM) ique ID RC | |
| Example codes: | ID = 0 ID = 0 ID = 3 | 00000000, CODE = 05800000000A4DE 123456789, CODE = 058123456789CCDD FFFFFFFF, CODE = 05BFFFFFFFFF2EDF | |

Fig. 4 ID code structure

CRC Block Diagram



Fig. 5 CRC Block diagram



Application Overview

The EM4222 chip implements a fast and reliable anticollision protocol. The chip is typically used in passive transponder applications, i.e. it does not require a battery power source. Instead, it is powered up by an RF beam transmitted by the reader, which is received and rectified to generate a supply voltage for the chip. A preprogrammed code is transmitted to the reader by varying the amount of energy that is reflected back to the reader. This is done by modulating an antenna, thereby effectively varying the radar cross section (RCS) seen by the reader.

A UHF tag can be implemented using an EM4222 chip and an antenna (typically printed). High reading distances (> 20 m) and high data rates (up to 256 kbit/s) can be achieved.

The basis of the anti-collision protocol is that tags transmit their own codes at random times to a reader. By just listening and recording unique codes when they are received, the reader can eventually detect every tag. The reader typically detects collisions by checking a CRC. Its main advantage is that the reader design is simple, and the spectrum requirement is low – a very narrow band is required.

Figure 6 shows a sequence of three transponders. The reader starts to read transponder 3 but during its data transmission, transponder 1 starts to transmit. In this case, due to the CRC check, the collision is detected and the transmission discarded. Next both transponders 2 and 3 are detected successfully and eventually transponder 1 as well. A transponder is registered only if it transmits a complete ID without any errors.

Max timing delay for ID transmit

All communication packets consist of 64 bit ID bits plus 11 header bits = 75 bits.

Calculation for the EM4222V2, i.e. data rate is 64 kbps, maximum random delay is 16 kbits.

Max random delay is 16 kbits / 64 kbps = 250 ms. The initial random delay is 8 times faster on the first transmissions.

So the Max initial random delay is 32 ms.

The first transmission will occur between 16 bit clocks and the max random delay:

power-up +250µs and power-up +32 ms.

The mean value is 16 ms for the first transmission.

Max. time to read full ID: Max. initial Rnd delay + 75 bits @ 64 kbps

| Min. delay | | Max. Rnd delay (ms) | | Message |
|------------|----|---------------------|---------------|---------|
| (μs) | | Initial after 4 | | (ms) |
| | | | transmissions | |
| 256 | V1 | 62 | 8 | 1.2 |
| 256 | V2 | 250 | 32 | 1.2 |
| 64 | V3 | 16 | 2 | 0.3 |
| 64 | V4 | 62 | 8 | 0.3 |
| 64 | V5 | 250 | 32 | 0.3 |



Example Transmission Sequence



Protocol Saturation

As the number of tags in a reader beam is increased, the number of collisions between transmissions increases and it takes longer to read all the tags. This process is not linear. To read twice as many tags could take more than twice as long. This effect is called protocol *saturation*. The EM4222 implements a patented technique for reducing the effects of saturation.

It is also possible to optimize the protocol for various applications (few fast moving tags vs. large numbers of slow moving tags) by setting the maximum random delay between transmissions. Four different settings are available from 1 kbits to 64 kbits. A higher setting means it will take longer to read a small number of tags, but it will take a larger number of tags to saturate the channel.

Figure 7 shows average reading times for the standard versions. Maximum reading time (3σ) for a given number of tags can be up to double the average reading time. With both V4 and V5 a minimum of 60 tags can be read in one second.



Fig. 7

Figure 8 shows average reading rate for the standard versions. V4 and V5 achieve maximum reading rates of nearly 200 tags per second.



Fig. 8

Figure 9 shows maximum speeds that can be achieved with a reader that conforms to European power levels (approximately 2 meter reading range and beam width). These speeds can be more than doubled for applications in the USA.



Fig. 9

V4 tags are suitable for most SCM applications. V5 tags should be used where more than 100 tags will be read simultaneously. V3 tags should be used for high-speed applications.

Control ROM Bit Definition

The operational modes are pre-programmed into the 5 bit CONTROL ROM. This operational mode is defined as the version number of the chip, as described in the table hereunder.

| Part number | Tx Data rate | Max interval |
|------------------|--------------|--------------|
| EM4222 V1 | 64kbps | 4k |
| EM4222 V2 | 64kbps | 16k |
| EM4222 ∨3 | 256kbps | 4k |
| EM4222 ∨4 | 256kbps | 16k |
| EM4222 V5 | 256kbps | 64k |



Chip and packaging information Pad location



Fig. 10 Pad location diagram

Bump location



Fig. 11 Bump location diagram – Bump 3 unconnected



SOT 23 package outline



SOT 23 pinout



Top marking:



where # = version number (1, 2, 3, ...)



Ordering Information

Please specify the complete part number when ordering (without spaces between letters).



Standard Versions:

The versions below are considered standards and should be readily available. For the other delivery form, please contact EM Microelectronic-Marin S.A. Please make sure to give the complete part number when ordering.

| Part Number | Version Number | Package/Die Form | Delivery form/Bumping |
|--------------|----------------|------------------|-----------------------|
| EM4222V2WW11 | V2 | Unsawn wafer | No bumps |
| EM4222V2WS7 | V2 | Sawn wafer | Gold bumps |
| EM4222V2SP3A | V2 | SOT-23 | - |
| EM4222V4WW11 | V4 | Unsawn wafer | No bumps |
| EM4222V4WS7 | V4 | Sawn wafer | Gold bumps |
| EM4222V4SP3A | V4 | SOT-23 | - |
| EM4222V5WS11 | V5 | Sawn wafer | Gold bumps |

EM Microelectronic-Marin SA cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in an EM Microelectronic-Marin SA product. EM Microelectronic-Marin SA reserves the right to change the circuitry and specifications without notice at any time. You are strongly urged to ensure that the information given has not been superseded by a more up-to-date version.

© EM Microelectronic-Marin SA, 08/03, Rev. E